A power management scheme for a wireless communications device processor substantially implemented on a single CMOS integrated circuit is described. By incorporating controls for sleep and wake-up mode transitions in the processor's control logic, improved power savings with reduced latency is provided, obviating the need for hardware-focused solutions with elaborate signaling mechanisms. A fully integrated power management with staged wake-up operations controlled by the MAC solution consumes less power than the conventional wireless LAN solutions in standby mode.

 
Web www.patentalert.com

< Method of providing notification for battery power conservation in a wireless system

> Wireless communication system and method using clock swapping during image rejection calibration

> Virtual batteries for wireless communication device

~ 00541