A process flow integration scheme employs one or more techniques to
control stress in a semiconductor device formed thereby. In accordance
with one embodiment, cumulative stress contributed by RTP of a nitride
spacer and polysilicon gate, and subsequent deposition of a high stress
etch stop layer, enhance strain and improve device performance. Germanium
may be deposited or implanted into the gate structure in order to
facilitate stress control.