A system and method for latency-aware thread scheduling in non-uniform cache architecture are provided. Instructions may be provided to the hardware specifying in which banks to store data. Information as to which banks store which data may also be provided, for example, by the hardware. This information may be used to schedule threads on one or more cores. A selected bank in cache memory may be reserved strictly for selected data.

 
Web www.patentalert.com

< Storage system, data migration method and management computer

> Method and system for efficient fragment caching

> Replacement pointer control for set associative cache and method

~ 00536