A semiconductor structure having an opening formed in a porous dielectric layer is provided. The exposed pores of the dielectric layer along the sidewalls of the opening are sealed. The sealing may comprise a selective or a non-selective deposition method. The sealing layer has a substantially uniform thickness in one portion of the opening and a non-uniform thickness in another portion of the opening. A damascene interconnect structure having a pore sealing layer is provided as is its method of manufacture.

 
Web www.patentalert.com

< Multi-functional plasmon-resonant contrast agents for optical coherence tomography

> Semiconductor devices including porous insulators

> Semiconductor device and a manufacturing method of the same

~ 00535