Methods and systems consistent with the present invention provide a method for dynamically controlling power consumption in a digital demodulator circuit by varying clock rates and bit widths of demodulator components including an analog to digital converter, decimation filter, OFDM operating engine, FEC decoder, and MPE-FEC processor, according to parameters and conditions of the received signal including modulation mode, signal to noise ratio, effective bit transmission rate, bit error rate, packet error rate, adjacent channel interference, and co-channel interference.

 
Web www.patentalert.com

< Keeping accurate time for a hybrid GPS receiver and mobile phone when powered off

> Downloading map segment(s) to a cell phone based upon its GPS coordinates and mobility

> Train navigator with integral constrained GPS solution and track database compensation

~ 00530