Disclosed is testing multi-port array macros where latches and logic are used to control the relationship between the write and read port of the array. This makes allowance for many different configurations of reading and writing the array. This also allows for greater test coverage than the previous method, which simply inverted one of the write address bits to form the read address.

 
Web www.patentalert.com

< Maintaining functionality during component failures

> Method for automatically updating graphic user interface (GUI) objects

> Error detection enhancement in a microprocessor through the use of a second dependency matrix

~ 00521