One embodiment of the present invention is a nanoscale shift register that can be used, in certain nanoscale and mixed-scale logic circuits, to distribute an input signal to individual nanowires of the logic circuit. In a described embodiment, the nanoscale shift register includes two series of nanoscale latches, each series controlled by common latch-control signals. Internal latches of each series of latches are alternatively interconnected with a previous latch of the other series and a next latch of the other series by two series of gates, each controlled by a gate signal line.

 
Web www.patentalert.com

< Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines

> Medical devices incorporating carbon nanotube material and methods of fabricating same

> System and method for high resolution optical imaging, data storage, lithography, and inspection

~ 00516