A memory includes a data generator to generate a data pattern, a transmitter in communication with the data generator, the transmitter to transmit the data pattern as a test data pattern, receiver to receive the test data pattern from the transmitter, and a comparator coupled with the receiver, the comparator to compare the data pattern with the test data pattern from the receiver and to verify proper operation of a memory channel. A method includes providing a seed value to a transmit and a receive pattern generator in a memory, generating data at the transmit pattern generator from the seed value and transmitting the data from the memory, looping the data to a receiver on the memory, using the seed value to generate data with the receive pattern generator, and comparing the data from the receive pattern generator and the transmit pattern generator to determine if any errors occurred.

 
Web www.patentalert.com

< Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

> Method and computer program product for interlayer connection of arbitrarily complex shapes under asymmetric via enclosure rules

> Memory device with error correction code module

~ 00512