In one embodiment, the present invention includes a predictor to predict contention of an operation to be executed in a program. The operation may be processed based on a result of the prediction, which may be based on multiple independent predictions. In one embodiment, the operation may be optimized if no contention is predicted. Other embodiments are described and claimed.

 
Web www.patentalert.com

< XOR circuit, RAID device capable of recovering a plurality of failures and method thereof

> Carrier having daisy chain of self timed memory chips

> Daisy chainable self timed memory chip

~ 00510