A radio transmitter includes a transmitter circuit which produces a signal at a first frequency, and has digital divider circuitry, for dividing the first frequency to produce a signal at a second frequency. The noise performance of the digital divider is adjusted, depending upon the transmitter output power. Specifically, the digital divider is operated with a relatively good noise performance when the gain of the power amplifier is high, and is operated with a worse noise performance at low output powers. This can ensure that a specified noise requirement is met, without excessively increasing the power consumption or the size of the device.

 
Web www.patentalert.com

< APPARATUS AND METHOD FOR POWER AMPLIFICATION IN WIRELESS COMMUNICATION SYSTEM

> Method and System for Supporting a High-Speed Wireless Communication Platform

> Clock phase detecting circuit and clock regenerating circuit each arranged in receiving unit of multiplex radio equipment

~ 00510