A resister configuration control device which is capable of updating
resister configuration values during a non-display period without
increasing a circuit scale. A FIFO selector 103 receives register
configuration value information comprising a register configuration value
and address information, and selects a transmission destination to which
the register configuration value information is to be sent, from FIFOs
108 and 109 based on the address information and sends the register
configuration value information to the selected destination. The FIFO 108
or 109 temporarily stores the register configuration value information
sent from the FIFO selector 103, and reads-out and outputs the register
configuration value information in predetermined timing. A data selector
110 selects one of the register configuration value information sent from
the FIFO selector 103 and the register configuration value information
output from the FIFO 108 or 109, according to a predetermined priority,
and outputs the selected register configuration value information.