Reducing timing skew begins with identifying signals that are to have a reduced timing skew. These identified signals are then routed to reduce the layout distance of each signal path. Among these identified signals, a longest signal path is found and the signal paths of the remaining identified signals are lengthened. The lengthening is done to each of the remaining identified signal paths to each have a length substantially equal to the longest signal path whereby the timing skew between the identified signals is reduced. A signal length matching process may be stored as a program in a computer-readable medium with the program operable on a computer system tailored for providing chip placement and routing processes.

 
Web www.patentalert.com

< Method for system and architecture design using unified modeling language (UML)

> Timing analysis for programmable logic devices fabricated in different Fabs

> Heuristic clustering of circuit elements in a circuit design

~ 00507