A method for designing systems on field programmable gate arrays (FPGAs) includes caching design information from a compilation of a system design. The design information is utilized in a compilation of a subsequent system design.

 
Web www.patentalert.com

< Design methodology to support relocatable bit streams for dynamic partial reconfiguration of FPGAs to reduce bit stream memory requirements

> Counter functions in an application program interface for network devices

> Disk drive
~ 00507