A data processing integrated circuit comprises a CPU, a memory that stores a program for controlling the CPU, a memory transfer controller for sending/receiving data to/from an external memory provided external to the data processing integrated circuit, and a read address storing section into which an address of data in the external memory is set by the CPU controlled by the program stored in the memory, which data is to be used at a later stage than a process being executed by the CPU, wherein the memory transfer controller transfers the data stored at the address in the external memory to the memory.

 
Web www.patentalert.com

< Write set boundary management in support of asynchronous update of secondary storage

> Memory replacement mechanism in semiconductor device

> Storage system and data movement method

~ 00503