An integrated scannable interface for testing memory. The interface includes a selection device for selecting a signal from at least two input signals responsive to an activation signal, a first storage device coupled to the output of the selection device for storing the signal responsive to a first enable signal and generating an output signal for the memory. The first storage device is connected at the input node of the memory, and a second storage device is coupled at its input to the first storage device for storing the output signal responsive to a second enable signal and generating a test signal for testing the memory. The output signal is observed for debugging faults between the integrated scannable interface and the memory and for debugging faults between the first and second storage devices.

 
Web www.patentalert.com

< Generation of human regulatory T cells by bacterial toxins for the treatment of inflammatory disorders

> Icon for a portion of a display screen

> Cross-talk and back side shielding in a front side illuminated photo detector diode array

~ 00501