A device and method of manufacturing a fuse region are disclosed. The fuse region may include an interlayer insulating layer formed on a substrate, a plurality of fuses disposed on the interlayer insulating layer, and fuse isolation walls located between the fuses, wherein each of the fuse isolation walls may include lower and upper fuse isolation patterns.

 
Web www.patentalert.com

< Asymmetric field effect transistors (FETs)

> Package structure and lead frame using the same

~ 00499