A store operation architecture in which store operation latency and read-for-ownership (RFO) throughput are improved. Embodiments of the invention relate to a method and apparatus to improve store performance in a microprocessor by allowing out-of-order issuance of RFO operations and more efficiently using the store buffer latency periods.

 
Web www.patentalert.com

< Method and apparatus for joint cache coherency states in multi-interface caches

> Method and system for communicating data to and from network security devices

~ 00494