A memory includes a sense amplifier segment and a plurality of word lines including a first transfer word line and a second transfer word line complementary to the first transfer word line. The memory includes a plurality of bit lines coupled to the sense amplifier segment and a memory cell located at each cross point of each word line and each bit line. The first transfer word line and the second transfer word line are adapted for simultaneously inverting data bit values stored in memory cells along a failed word line to correct a parity error during self refresh.

 
Web www.patentalert.com

< Content addressable memories (CAM) having low power dynamic match line sensing circuits therein

> Non-volatile memory and method with shared processing for an aggregate of read/write circuits

~ 00487