A receiver for high bitrate binary signals contains a soft decision circuit with three parallel deciders coupled to a 2:1 multiplexer. The three deciders have different threshold values and generate four potential states. The 2:1 multiplexer translates the four different states into a restored data signal and a reliability signal indicating the decision reliability.

 
Web www.patentalert.com

< System and method for high-speed decoding and ISI compensation in a multi-pair transceiver system

> Active removal of aliasing frequencies in a decimating structure by changing a decimation ratio in time and space

~ 00486