An electrical device in which an interface layer is disposed between and in contact with a metal and a Si-based semiconductor, the interface layer being of a thickness effective to depin of the Fermi level of the semiconductor while still permitting current to flow between the metal and the semiconductor. The interface layer may include a layer of a passivating material (e.g., made from nitrogen, oxygen, oxynitride, arsenic, hydrogen and/or fluorine) and sometimes also includes a separation layer. In some cases, the interface layer may be a monolayer of a semiconductor passivating material. The interface layer thickness corresponds to a minimum specific contact resistance of less than or equal to 10 .OMEGA.-.mu.m.sup.2 or even less than or equal to 1 .OMEGA.-.mu.m.sup.2 for the electrical device.

 
Web www.patentalert.com

< Reactive cyclodextrin derivatives as pore-forming templates, and low dielectric materials prepared by using the same

> Methods of fabricating semiconductor structures having epitaxially grown source and drain elements

~ 00483