A dynamic prediction is made whether a load instruction will miss a cache. Data is prefetched for the load instruction when a cache miss is predicted. Thus, the prefetch is only performed if a trigger event correlated with a cache miss for that load instruction is detected. This selective execution of the prefetches for a particular load instruction improves processor utilization and performance.

 
Web www.patentalert.com

< Cache line placement prediction for multiprocessor non-uniform cache architecture systems

> Hierarchical directories for cache coherency in a multiprocessor system

~ 00479