A method, apparatus, and computer program product for optimizing the
layout of an integrated circuit design. Base ground rules and recommended
ground rules are prioritized according to the impact they have on the
yield of the integrated circuit design. The layout is optimized according
to the prioritized base ground rules and recommended ground rules.