A memory erase management system is provided, including providing a resistive change memory cell, coupling a first line to the resistive change memory cell, coupling a line buffer to the first line, providing a charge storage device coupled to the line buffer, and performing a single pulse erase of the resistive change memory cell by discharging a current from the charge storage device through the resistive change memory cell.

 
Web www.patentalert.com

< Electrophotographic image forming method and apparatus

> Data processor for processing pieces of data being successively sampled at intervals

~ 00472