In a semiconductor device including a memory region and a logic region, one or more of a plurality of logic transistor connection plugs, buried in a first insulating layer and connected to a diffusion layer of a logic transistor, are left unconnected to a first interconnect provided in an upper layer.

 
Web www.patentalert.com

< Atomic layer deposition on micro-mechanical devices

> Structure and methods for stress concentrating spacer

~ 00467