A method and apparatus for scaling frequency and operating voltage of at least one clock domain of a microprocessor. More particularly, embodiments of the invention relate to techniques to divide a microprocessor into clock domains and control the frequency and operating voltage of each clock domain independently of the others.

 
Web www.patentalert.com

< Non-speculative distributed conflict resolution for a cache coherency protocol

> Hierarchical repository for configuration-related and performance-related information related to computerized systems

~ 00467