A low latency switch architecture for high performance packet-switched networks which is a combination of input buffers capable of avoiding head-of-line blocking and an internal switch interconnect capable of allowing different input ports to access a single output simultaneously.

 
Web www.patentalert.com

< Using at least one servo channel to provide timing recovery and timing information to data channels

> System architecture for linking channel banks of a data communication system

~ 00467