An electronic device, such as chip, card, system and in situ boundary scan test facilities are disclosed. The boundary scan test facility includes a boundary scan cell (Level Sensitive Scan Design, LSSD structure and selector) connected between output pads of the electronic device. By so doing the test path for boundary scan testing is segregated from the operational signal path which is used when the device is performing its normal function.

 
Web www.patentalert.com

< Testing using independently controllable voltage islands

> Scan testing of integrated circuits with high-speed serial interface

~ 00464