An information processing apparatus has a CPU, a memory, a cache memory
and a cache controller. When an acquisition of an area of a prescribed
size is requested in the memory, a size equivalent to at least two lines
serving as a cache unit is added to the prescribed size requested and
this area is reserved in the memory. The area reserved is allocated to an
uncacheable memory area of this memory.