A processor such as a parallel hardware-based multithreaded processor (12) is described. The processor (12) can execute a computer instruction that is a branch instruction that causes an instruction sequence in the processor to branch on any specified bit of a register (80, 78, 76b) being set or cleared and which specifies which bit of the specified register to use as a branch control bit.

 
Web www.patentalert.com

< Implementing instruction set architectures with non-contiguous register file specifiers

> Method, system and storage medium for accessing dynamic content

~ 00459