State information in a processor is managed using a lookup table that has multiple memory circuits, each with multiple entries. Items of state information belonging to a first state version are stored in a first group of the entries, with each entry in the first group being in a different one of the memory circuits. To create an updated state version, the items of state information are copied in parallel from the first group of entries to a second group of entries, with each entry in the second group is in a different one of the memory circuits. The copy in the second group of the item being updated is then replaced with the updated value.

 
Web www.patentalert.com

< System and method for enhancing read performance of a memory storage system including fully buffered dual in-line memory modules

> Apparatus, program, and method for managing usage of memory

~ 00449