In a method of operating a microprocessor system provided with safety functions, which comprises two or more processor cores (1, 2) and periphery elements (5, 7) on a common chip carrier, to which the cores can have access for write or read operations, a distinction is made between algorithms for safety-critical functions and algorithms for comfort functions.Further, a microprocessor system appropriate for implementing the method, and the use of the same, has process cores connected to periphery elements (5,6,7,8,9,10) by way of bus systems (3, 4), and bus driver circuits (19) can transmit bus information from one bus to another with the provision of at least one address comparator (18).

 
Web www.patentalert.com

< Nonvolatile memory and card reader provided with the same

> Chip processors with integrated I/O

~ 00441