The invention provides an integration scheme for a memory cell array, especially a charge-trapping memory cell array, comprising an architecture of local interconnects, which enables to avoid nitride insulations of wordline stacks and to produce CMOS devices of different structures and dimensions in standard technology along with the tinier memory cell transistors.

 
Web www.patentalert.com

< Stacked organic photosensitive devices

> Golf ball layers formed of polyurethane-based and polyurea-based compositions incorporating block copolymers

~ 00434