Systems and methods are provided for a data processing system and a cache arrangement. The data processing system includes at least one processor, a first-level cache, a second-level cache, and a memory arrangement. The first-level cache bypasses storing data for a memory request when a do-not-cache attribute is associated with the memory request. The second-level cache stores the data for the memory request. The second-level cache also bypasses updating of least-recently-used indicators of the second-level cache when the do-not-cache attribute is associated with the memory request.

 
Web www.patentalert.com

< Conductive polymer compositions containing N-N-M-phenylenedimaleimide and devices

> System and method for selectively storing bus information associated with memory coherency operations

~ 00425