A cache arrangement of a data processing system provides a cache flush
operation initiated by a command from a maintenance processor. The cache
arrangement includes a cache memory, a mode register, and a controller.
The mode register is settable by the maintenance processor to one of
first and second values. The controller selectively writes all of the
modified information in the cache memory to the system memory responsive
to the command. Also in response to this command, all of the information
is invalidated in the cache memory if the mode register is set to the
second value. In one embodiment, none of the information except the
modified data is invalidated if the mode register is set to the first
value. The second value may be utilized to efficiently reassign one or
more cache memories to a new partition.