A circuit for data/clock deskewing includes a data delay circuit and a clock circuit. The data delay circuit is arranged to select a delay for the data signal responsive to a data delay signal. The clock circuit is arranged to provide an even clock signal and an odd clock signal, and to select one of them responsive to a clock select signal. Also, two delayed versions of the selected clock signal are provided. The data latching circuit is arranged to latch the delayed data signal with the selected clock and with the two delayed versions of the selected clock signal. Further, the latched data signals are employed to deskew the clock and data signals such that set-up and hold times are substantially optimized under jittery conditions.

 
Web www.patentalert.com

< System and method for providing an integrated circuit having increased radiation hardness and reliability

> Low voltage, low Z, band-gap reference

~ 00423