A memory addressing technique using load buffers to improve data access
performance. More particularly, embodiments of the invention relate to a
method and apparatus to improve cache access performance in a computer
system by exploiting addressing mode information within an instruction
accessing a cache memory or other memory device within the computer
system.