A method and apparatus for automatically debugging and optimizing an in-circuit test that is used to test a device under test on an automated tester is presented. The novel test debug and optimization technique extracts expert knowledge contained in a knowledge framework and automates the formulation of a valid stable, and preferably optimized, test for execution on an integrated circuit tester.

 
Web www.patentalert.com

< Method and apparatus for fractal computation

> System and method for device developing model networks purely by modelling as meta-data in a software application

~ 00411