The present memory device includes first and second electrodes, an active layer; and a passive layer, the active and passive layers being between the first and second electrodes, with at least one of the active layer and passive layer being a doped a sol-gel.

 
Web www.patentalert.com

> SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

~ 00397