An apparatus for designing a layout includes an arranging unit that
arranges, on a large-scale-integrated chip, a cell in which a signal line
segment that is not connected to a terminal is formed; a wiring unit that
wires a signal line to an arbitrary wiring layer of the
large-scale-integrated chip; and a connecting unit that connects the
signal line segment with the signal line.