A packetized cascade memory system including a plurality of memory assemblies, a memory bus including multiple segments, a bus repeater module and a segment level sparing module. The bus repeater module is in communication with two or more of the memory assemblies via the memory bus. The segment level sparing module provides segment level sparing for the communication bus upon segment failure.

 
Web www.patentalert.com

> Method, apparatus, and computer program product for dynamically tuning amount of physical processor capacity allocation in shared processor systems

~ 00390