The processor typically uses address registers having a particular bit width to access lines within an address space. The bit width limits the address space to a particular size. Techniques are provided for expanding the allowed address bit width and the corresponding address space size by using immediate addressing. Mechanisms allow the run time generation of instructions that can access an array of addresses of varying size, providing a way of implementing address spaces that are not limited by the bit width of address registers.