Method, system and program product for determining a critical area in a
region of an integrated circuit layout using Voronoi diagrams and shape
biasing. The method includes the steps of generating a biased Voronoi
diagram based on a layout geometry of the region and incorporating a
shape bias; and determining the critical area for the region using the
biased Voronoi diagram.