A Content Addressable Memory (CAM) circuit includes memory cells
preferably formed as two memory cells each having internal nodes. A
compare circuit is operative with the memory cells. A common terminal
(VPL) exists for the memory cells. Capacitors are added between the
internal nodes of each of the memory cells and common terminal for memory
cell stability.