A method of operating a processor includes concatenating a first word and a second word to produce an intermediate result, shifting the intermediate result by a specified shift amount and storing the shifted intermediate result in a third word, to create an address.

 
Web www.patentalert.com

> Method and intelligent slave device transfer control unit for implementing seamless error resumption in a shared memory bus structure

~ 00332