Interconnect structures having buried etch stop layers with low dielectric constants and methods relating to the generation of such buried etch stop layers are described herein. The inventive interconnect structure comprises a buried etch stop layer comprised of a polymeric material having a composition Si.sub.vN.sub.wC.sub.xO.sub.yH.sub.z, where 0.05.ltoreq.v.ltoreq.0.8, 0.ltoreq.w.ltoreq.0.9, 0.05.ltoreq.x.ltoreq.0.8, 0.ltoreq.y.ltoreq.0.3, 0.05.ltoreq.z.ltoreq.0.8 for v+w+x+y+z=1; a via level interlayer dielectric that is directly below said buried etch stop layer; a line level interlayer dielectric that is directly above said buried etch stop layer; and conducting metal features that traverse through said via level dielectric, said line level dielectric, and said buried etch stop layer.

 
Web www.patentalert.com

> Field effect transistor

~ 00329