A universal hardware device including at least one plurality of cells for storing data; and at least one programmable matrix coupled to the at least one plurality of cells, whereby a plurality of hardware applications may be implemented by selectively storing data in the cells and selectively programming the matrix to connect at least one of the cells to at least one of the cells.

 
Web www.patentalert.com

> Method and apparatus for application-specific programmable memory architecture and interconnection network on a chip

~ 00328