A command engine for an active memory receives high level tasks from a host and generates corresponding sets of either DCU commands to a DRAM control unit or ACU commands to a processing array control unit. The DCU commands include memory addresses, which are also generated by the command engine, and the ACU command include instruction memory addresses corresponding to an address in an array control unit where processing array instructions are stored.

 
Web www.patentalert.com

> Decoding instructions for trace cache resume state in system passing decoded operations to both trace cache and execution allocation module

~ 00326