Polysilicon lines are formed, featuring an upper portion extending beyond
the lower portion that defines the required CD. Accordingly, metal
silicide layers of increased dimensions can be formed on the upper
portion of the polysilicon lines so that the resulting gate structures
exhibit a very low final sheet resistance. Moreover, in situ sidewall
spacers are realized during the process for forming the polysilicon lines
and without additional steps and/or costs.