A high speed data communication system uses a single-ended bus architecture with a reference signal extracted from a differential periodic signal that is transmitted along with single-ended data. By using a periodic signal such a clock signal with approximately 50% duty cycle, a much more stable and accurate reference signal is established for receiving single-ended data.

 
Web www.patentalert.com

> SCL type FPGA with multi-threshold transistors and method for forming same

~ 00304