A supervisory system and method including a voltage detection circuit, a status signal interface, a memory, and a supervisory processor configured to predict a pending low power condition, to save status parameters, and to take actions to manage a plurality of processors receiving power from a power source susceptible to low voltage conditions, to stabilize the processors prior to and during a low voltage condition, and to restart the processors based on the status parameters.